1.
Dr. D. R. V. A. Sharath Kumar, Sudhir Dakey. Increased Clock Gating Efficiency for SRAM and Sequential Circuits. MSEA [Internet]. 2022Jun.9 [cited 2024Jul.3];71(3):1029 -. Available from: https://philstat.org/index.php/MSEA/article/view/270