Syed Noorullah, N Vinod Kumar, K Prasad Babu. “Implementation of Low Power High Speed CNTFET Adder Subtractor Circuit”. Mathematical Statistician and Engineering Applications 71, no. 4 (December 31, 2022): 10660–10669. Accessed December 7, 2025. https://philstat.org/index.php/MSEA/article/view/1959.