

Ultra Low Power Memory Reliability Circuits for Error Detection and Correction

¹Sri.M. Madhusudhan Reddy, ²Dr.V. Ramgopal

¹Assistant Professor, Department of Electronics and Communication Engineering,

G. Pulla Reddy Engineering College, Kurnool, Andhra Pradesh, India.

²Professor, Department of Electronics and Communication Engineering, JS University,
Shikohabad, Uttar Pradesh, India.

Article Info

Page Number:677 - 684

Publication Issue:

Vol 71 No. 1 (2022)

Article History

Article Received: 02 January 2022

Revised:10 February 2022

Accepted: 25 March 2022

Publication: 15 April 2022

Motivation:

Past 20 years there has been significant change in Integrated Circuit Design and their fabrication. Due to portable devices which are operated using batteries, Transistors are scaled down to nanometer technology. As shrinkage continues in the field of CMOS VLSI Devices are more vulnerable for errors while transmitting data using chips i.e. communication between chips. This paper presents the basic theory behind identifying and fixing errors and provide some redundancy to the message so the receiver will use to check the message's accuracy and delete any compromised details. A scheme for detecting errors may be systemic or non-systematic: The sender sends specific data and a series of control bits in a systematic format comprising data bits, it is derived from a unique algorithm. If only error detection is needed, the receiver will use the same algorithm that was used to obtain the data bits and compare the results to the obtained control bits. If the values do not fit, an error may arise anywhere in the transmission path.

Keywords- transmission, compromised, algorithm, Integrated

Introduction:

Minor errors [1] - [4] and heavy power usage [5] - [7] are the key issues for upcoming memory designs. Cheaper, with high running frequencies, low voltage speeds, and low noise margins. In nano ultra-deep technology, a transient error occurred [8]. Individual phenomena, such as ambient neutrons and alpha particles, have a significant effect on product durability in the area. However, in terms of recollection. However, rationality is still essential. As these particles are deposited with large amounts of silicon, they become minority carriers, which, if obtained through source discharge/leakage, will change the stress levels in the nodes. Although the SEU is a significant problem in aerospace applications, transient errors such as data failure, inconsistencies, or loss of power are among the most serious problems in space applications due to their catastrophic impact on spacecraft. As CMOS technology is scaled down to the nanoscale and memories are coupled with a growing number of electronic systems, the soft error rate in memory cells is rapidly increasing, especially as memories work in space environments due to the ionizing effects of atmospheric neutron, alpha-particle, and cosmic rays [1].

Existing Method: Although single bit upsets are a major source of concern in memory reliability, multiple cell upsets (MCUs) have emerged as a major source of concern in certain

memory applications. For years, certain error correction codes (ECCs) have been commonly used to secure memories from soft errors in order to render brain cells as fault-tolerant as possible. To cope with MCUs in memories, for example, the Bose Chaudhuri Hocquenghem codes, Reed Solomon codes, and punctured difference set (PDS) codes have been used. However, since the coding and decoding circuits in these complicated codes are more complex, they need more area, electricity, and delay overheads. MCUs have been restrained using the interleaving process, which rearranges cells in the physical structure to divide bits in the same logical term into distinct physical terms. However, due to the close binding of hardware structures from both cells and reference circuit structures, the interleaving strategy might not be feasible in content-addressable memory (CAM). Built-in current sensors (BICS) are suggested to help with single-error correction and double-error identification codes to provide MCU security. This technique, however, can only correct two errors in a phrase. Recently, 2-D matrix codes (MCs) have been suggested to effectively correct MCUs per term with a low encoding latency, in which one word is logically separated into several rows and multiple columns. Hamming coding preserves the bits per row, while parity code is added in each column. When two errors are found by Hamming in the MC dependent on Hamming, the vertical syndrome bits are triggered such that these two errors can be fixed. As a consequence, MC can only fix two errors in any event.

Built-in current sensors:

Built-in current sensors (BICS) are suggested to help with single-error correction and double-error identification codes to provide MCU security. This technique, however, can only correct two errors in a phrase. Recently, 2-D matrix codes (MCs) have been suggested to effectively correct MCUs per term with a low encoding latency, in which one word is logically separated into several rows and multiple columns.

Hamming Code:

Hamming code preserves the bits per row, while parity code is added in each column. When two errors are found by Hamming in the MC dependent on Hamming, the vertical syndrome bits are triggered such that these two errors can be fixed. As a consequence, MC can only fix two errors in any event.

Memory Errors:

These redundant bits are used by the decoder to correct errors in the memory records. A few of the most dependable codes are the Bose- Choudhary-Hocquenghem (BCH) code, the Reed-Solomon (RS) code, and the Punctured Difference Set (PDS) code. These codes deal with MCUs in memories. Another method for retaining MCUs is to rearrange cells in the spatial arrangement to divide bits into distinct physical terms from the same conceptual expression, a procedure known as interleaving. The close coupling hardware design of both cells and the comparison circuit arrangement can make interleaving with content-addressable memory impractical (CAM). The recently proposed 2-D matrix code will efficiently correct MCUs per letter (MC). One term is split into several columns and rows in 2-D matrix language, with the bits per row covered by Hamming Code and the bits per column protected

by parity code. If the error is in two bits, the vertical syndrome bits are used to resolve the error found by Hamming code. In both instances, the 2-D MC will only fix two mistakes.

Single Event Upset (SEU):

A single event upset (SEU) is a state shift induced by ions or electro-magnetic radiation hitting a sensitive node in a microelectronic system such as a microprocessor, semiconductor memory, or power transistors. A free charge produced by ionisation in or near a significant node of a logic element causes a state transition. The fault in unit performance or activity caused by the strike is referred to as SEU. Computer corruption occurs as a consequence of disruptions. Many devices will tolerate a certain amount of soft errors. Corrupted data in a video or audio stream, for example, might or may not be relevant to the recipient. Memory devices and embedded block memory in FPGAs may provide error-correction circuitry (ECC). Single and dual bit errors may often be reversed with this circuitry.

Multiple Cell Upsets (MCU):

According to recent research, MBUs are affecting an increasing number of memories. Memory flashes may be caused by the ionising influence of high-energy particles such as neutrons and protons. The high energy particle has the potential to negatively impact a large number of adjacent memory cells. Protons and neutrons have no fee. They can, however, interfere with the silicon nucleus, resulting in secondary ionising particles that cause MBUs. Furthermore, certain noise sources, such as electromagnetic interference (EMI) and ground bounce, may cause memory degradation. Single error correction and double error identification (SEC-DED) codes are Hamming and Hsiao codes [8]. Multiple errors in memories can be treated by the Bose Chaudhuri Hocquenghem (BCH) codes [9], Reed-Solomon (RS) codes, Euclidean Geometry Low Density Parity Search (EGLDPC) codes, Two-dimensional error codes, and Mix codes. The drawbacks of these approaches are complex encoding and decoding. They have higher latency and power usage overheads than SEC-DED codes. Furthermore, these techniques necessitate a significant amount of redundant bits, which increases the region overhead of memory systems. Reed-Solomon [10] is a block-based error-correcting technology that can accommodate several upsets.

Proposed Method:

This code has a smaller latency overhead as opposed to other protocols. The methodology suggested in this paper is a novel decimal matrix code. The suggested code is based on the divide-symbol to increase memory reliability. The suggested DMC employs decimal integer addition (decimal algorithm) on binary code separated symbols.

The proposed work uses a logic comparator in the decoder to locate the error syndrome bits in order to identify and fix errors. The decimal algorithm improves the efficiency of the code's error detecting capabilities.

In, an approach that incorporates the decimal algorithm with the Hamming code was built for use in applications. Findings suggest that this technique has a smaller latency overhead than other codes. To improve memory efficiency, a novel decimal matrix code (DMC) based on

the divide-symbol is suggested in this thesis. To identify mistakes, the suggested DMC employs a decimal algorithm (decimal integer addition and decimal integer subtraction). The benefit of using a decimal algorithm is that the error correction capacity is maximized, increasing memory reliability. Furthermore, the encoder-reuse strategy (ERT) is suggested to reduce the region overhead of extra circuits (encoder and decoder) without interfering with the whole encoding and decoding processes, since ERT uses the DMC encoder as part of the decoder.

Design Technique:

Soft errors are heavily influenced by the critical charge parameter, Q_{crit} . The greater the importance of Q_{crit} , the less the soft mistakes. A high Q_{crit} value indicates a slower logic gate and greater power dissipation. Q_{crit} may be reduced by shrinking the processor and lowering the supply voltage. Soft errors are becoming more important as chip technology advances. Soft error problems may be alleviated by increasing the vital fee. SRAMs become more vulnerable to soft errors as technology slows down. Another option is to provide error correction codes (ECC) on memory to allow for error correction. Soft errors are often known as Single Bit Upsets (SBU). To stop SBU, several error correction codes have been used. The most popular forms of ECC for memories are single-error-correcting (SEC) Hamming codes [2,] single-error- correcting double error-detecting (SEC-DED) expanded Hamming codes, and Hsiao codes.

Fault-Tolerant Memory Schematic Proposal:

During the encoding (write) operation, information bits D are fed to the DMC encoder first, followed by horizontal redundant bits H and vertical redundant bits V obtained from the DMC encoder. When the encoding procedure is over, the DMC codeword obtained is saved in memory. If MCUs appear in memory, they may be corrected during the decoding (read) phase. The proposed DMC has better fault-tolerant capabilities with lower output overheads due to the benefit of the decimal algorithm. The ERT strategy is suggested in fault-tolerant memory to reduce the region overhead of extra circuits and will be applied in the following pages.

32 Bit DMC Encoder Proposal:

The suggested DMC first implements the divide-symbol and arrange-matrix concepts, in which the N -bit term is separated into k symbols with m bits ($N \times k \times m$), and these symbols are grouped in a $k_1 \times k_2$ 2-D matrix ($k_1 \times k_2$, where the values of k_1 and k_2 represent the numbers of rows and columns in the logical matrix respectively). Second, the horizontal redundant bits H are produced by performing decimal integer addition on a subset of the symbols in each row. Each symbol is treated as a decimal integer in this context. Finally, the vertical redundant bits V are obtained by performing a binary operation on the bits per column. It should be remembered that divide-symbol and arrange-matrix are both applied technically rather than literally. As a result, the suggested DMC would not necessitate altering the physical configuration of the memory.

The cells numbered D0 to D31 contain knowledge pieces. This 32-bit term has been split into eight 4-bit symbols. The numbers k1 2 and k2 4 were selected at the same time. The horizontal search bits are H0–H19. Vertical search bits are V0 to V15. However, since separate values for k and m are used, the overall adjustment capability (i.e., the maximum size of MCUs that can be corrected) and the amount of redundant bits vary. As a result, k and m must be carefully calibrated to optimize correction capacity thus minimizing the amount of redundant parts. For eg, when k 2 2 and m 8 are used, only 1-bit errors can be fixed, and the amount of redundant bits is 40. As k 4 4 and m 2 are used, three-bit errors are resolved and the number

$$H_4H_3H_2H_1H_0 = D_3D_2D_1D_0 + D_{11}D_{10}D_9D_8$$

$$H_9H_8H_7H_6H_5 = D_7D_6D_5D_4 + D_{15}D_{14}D_{13}D_{12}$$

The horizontal redundant bits H can be obtained by decimal integer addition. For the vertical redundant bits V, we have




Fig 1: 32-bit DMC encoder structure using multibit adders and XOR gates.

$$V_0 = D_0 \oplus D_{16}$$

$V_1 = D_1 \oplus D_{17}$ and similarly for the rest vertical redundant bits.

Encoding can be accomplished by decimal and binary addition operations ranging from (1) to (4). The encoder that computes the redundant bits using multibit adders and XOR gates. H_{19} H_0 are horizontal redundant bits in this diagram, V_{15} V_0 - are vertical redundant bits, and the remaining bits U_{31} U_0 are detail bits that are explicitly copied from D_{31} to D_0 .

32-bit DMC decoder structure using ERT:

Extra circuit	En signal		Function
	Read Signal	Write Signal	
Encoder	0	1	Encoding
	1	0	Compute syndrome bits

Table I:32-bit DMC decoder structure using ERT.

Area, delay, power analysis of DMC:

ECC Codes	Area		Power		Delay	
	μm^2	%	mw	%	ns	%
DMC	41572.6	100	10.8	100	4.9	100
PDS	486778.1	1170.9	2211.1	2047.2	18.7	381.6
MC	77933.7	187.5	24.7	228.7	7.1	144.9

Table II: Area, delay, power analysis of DMC

Comparison of Important Parameters:

PARAMETRES	EXISTING METHOD	PROPOSED METHOD
Latency	2.558ns	2.189ns

Frequency	316.676MHz	458.905MHz
Power	0.06067mW	0.01750mW

Table III: Comparison of Important Parametres

Conclusion:

The majority of error correction codes (ECCs) are used to shield the memory in the MCU from corruption, but the key issue is that they must wake up and function. The matrix code (MC) for the encryption code for Hamming memory was recently revised. To maintain continuity, a new DMC name has been added. The security code employs a computer to identify, enable for the identification of, and fix errors. The findings demonstrated that the machines used had adequate security for big MCUs in memory. Furthermore, the error detecting techniques used in accessing MCU CAM are a smart idea since it can be implemented into the CSA to include protection controls further Comparison results clearly shows reduction in latency, Frequency enhancement and Low power.

References:

- [1] D. Radley, H. Puchner, S. Wong et al. nuclear. C, MMP. 52, No. 6, pp. 2433-2437, December2005.
- [2] H. Hostility, h. Taniguchi, Y. Yahagi, K. Shimbo, and T. Electronic Applications, Vol. 57, no. 7, pp. 1527–1538, July2010.
- [3] C. Argyroid and d. K "Advanced Encryption Algorithm for Reliable Reed-Muller Code" in Proudhon. IEEE Int. Chip Explosion Crisis, September. 2007, p.95-98.
- [4] Sh. Liu, pp. Rivirego and J. of. The numbers are huge. (Welsh) Cyst. volume. 20, no. 1, pp. 148–156, January2012.
- [5] M. Shaw, L. Y. Xiao, L.; L. Song, J. Zhang, et al. WW J., MP. 42, no. 3, pp. 553- 561, March2011.
- [6] R. Nasir and J. "Improving Code Design to Reduce Multidisciplinary Downloads in SRAM are Two Similar Errors" in Dropper, Proc. Skin 34. -Politicians and Governors, September 2008, pp.222-225.
- [7] G Neuberger, d. L. Castensmid et al. Rice, "Automated Code Optimization Technology to Improve Error Memory for Errors," Computer IEEE Design Test, Vol. 22, no. 1, pp. 50-58, January-February.2005.
- [8] Nkiruka, M. Flanagan, and J. his. Maestro, "Trinity Repair Code (32,45) for Application Storage," IEEE Trans. Ahh. Rel., Vol. I 12, no. 1, pp. 101-106, March 2012.

- [9] S. Begt, S. Wen and R. Wong, "Connection Options and a Soft Forgiveness Model," IEEE Trans. nuclear. C, MMP. 56, No. 4, pp. 2111–2118, August2009.
- [10] K. Pagiamatsis et al. 41, no. 3, pp. 712-727, March2003.
- [11] Sh. Bagrio, S. Van, and R. Circle engaged. M, m. Books, Vol. 57, no. 4, pp. 814- 822, April 2010.
- [12] Page Rivirego and J. it. Maestro, "SRAM and BIX Multi-Bit Correction Error Codes," ACM Trans. Design automatically. Electronics for Chemistry. Sist. Vol. 14, no. 1, pp. 18: 1–18: 10, 2009January.C. Argyroid, r. Chipna, P. Vargas and. K Rel., Vol. 60, no. 3, pp. 528-537, September 2011.
- [13] Old man, d. K Pradhan and T. Kokak, "Matrix Codes for Reliability and Efficiency in Mutual Memory", IEEE Trans. Large numbers. (Welsh) Cyst. volume. 19, no. 3, pp. 420-428, March2011.
- [14] C. Argyroid, C.S.. Lisbon, d. K Pradhan and L. Caro, "Thorough correction of classification with a minimal delay algorithm." IEEE Latin Amar. Trial, March. 2009, pp.652-657.
- [15] Yahagi, H .; Yamaguchi, E .. Hostility, h .; Kamayama, M. Sato, T .; IEEE Trans Nuclear C., Vol. 54, No. 4, p. 1030-1036, August 2007.
- [16] c. Argyroid, p. Ribirgo, d. K Pradhan and J. of. Maestro, "Thesis-Based Approach to Correcting Adjacent Errors," IEEE Trans. nuclear. C, MMP 57, No. 4, pp. 2106- 2111, August 2010.
- [17] F. of Proc IEEE Int. Ulsarani and T. Chen, "Extra-Large TEC-QED ECC on a Chip for Single-Chip Memory Systems". Accelerate. calculate. Design, the number is very large. (Wales) Cyst. calculate. Laws., October 1994, pp.132-137.